Abstract: CMOS implementations of arithmetic units for One-Hot Residue encoded operands are presented. They are shown to reduce the delay-power product of conventional, fully-encoded designs by more than 85%, as exemplified by the design of a direct digital frequency synthesizer for frequency-hopped spread spectrum communication systems. The reduction is attributable to the one-hot representation, which decreases the activity factors of the signals and the number of circuit and critical path transistors.
II. Background
The RNS represents an integer X as the vector of its residues modulo a fixed, specially chosen set of integers called moduli. Letting m i denote the ith modulus, this is depicted as X x x x n ⇔ ( , ,..., ) 1 .
Because these operations are done in parallel, modulo small integers m i , they can be performed quickly. The division operation, however, is relatively slow [1] . A useful property of prime moduli is that they possess at least one primitive root. A primitive root is an integer α whose successive powers equal the nonzero integers modulo m i . This allows the use of logarithm-like operations for multiplication. 
.
Scaling by a product of moduli is done by successive application of the above formula. The result is encoded only in those moduli not used for scaling. An operation called Base Extension [2] is used to restore the lost digits. It consists of successive scalings by each of the remaining moduli (with the lost digits initialized to zero), followed by a final multiplication by the additive inverse of the product of these moduli. Base Extension is not needed for frequency synthesis, and will not be discussed further. Note that the Scaling operation requires some method of converting a residue digit from one modulus to another. It will be seen in Section III that the OHR encoding provides a simple and fast way of doing this conversion.
The OHR representation is the representation of RNS operands using one-hot encoding.
It allows implementation of arithmetic circuits with lower delaypower product than conventional RNS designs employing positional binary codes. These benefits result because all major operations (addition, subtraction, multiplication, modulus conversion, scaling and index computation) are performed using transposition of lines and barrel shifters. Fewer transistors are used than in gate-intensive architectures, leading to lower power and shorter critical path length. Furthermore, OHR circuits have a lower (and constant) activity factor, and possess a critical path delay which does not depend on the size of the operands.
The OHR representation for the ith residue digit x i is depicted in Figure 1 . Only the single line corresponding to the digit value is asserted at any time. Table Lookup Method [3] , wherein the output is generated by periodically accessing a ROM in which are stored samples of a single period of a sine wave. The samples are converted to analog by a digital-to-analog converter (DAC). The ROM addresses are computed using a Phase Accumulator, which generates successive multiples of an externally-supplied frequency setting word denoted by k.
The architecture of an RNS-based pipelined synthesizer called HADS (High-Agility Direct Synthesizer) [4] is shown in Figure 2 . It will be the benchmark for comparison with the OHR design. The residue-encoded setting word, k, is the step size through the Sample ROM and thus establishes the output frequency. Small (large) k values produce low (high) output frequencies. The Phase Accumulator forms the multiples of k (modulo the product of the moduli) by successive addition. Typical widths of accumulator output are at least 32 bits and therefore must be truncated. Truncation is performed by the Scaler, which computes the Scaling operation on the accumulator output. The AI units and the SI ("sign invert") input of the DAC allow exploitation of the sine quarter-wave symmetry to reduce Sample ROM size. The AI units compute the additive inverse of their inputs when the next-msb is asserted. The SI input of the DAC performs a sign inversion of the DAC output when it is asserted. 
III: Arithmetic Circuits for the One-Hot Residue Encoding
The OHR arithmetic circuits are barrel shifterbased because for many moduli the basic operations of addition, subtraction and multiplication in the OHR representation can be performed by cyclic rotations. A low delay-power product results from the circuits economy of transistors and low activity factors.
OHR Arithmetic Circuits
For one-hot encoded operands, modulo m i addition is a cyclic permutation and can be implemented using a barrel shifter. The barrel shifter can be built using pass transistors or transmission gates. Figure 3a shows the adder symbol and 3b shows the internal architecture. For ease of routability pass transistors are preferred over transmission gates [6] .
Subtraction is implemented by transposing the subtrahend wires to generate its additive inverse modulo mi.
A dedicated subtracter would hardwire the transposition on the subtrahend input of the barrel shifter. The architecture of such a unit will be obvious after the discussion of multiplication.
Multiplication by a constant modulo m i can also be done by wire transposition.
For non-constant multiplication the architecture is dependent on the modulus.
Multipliers for moduli of the form 2 4 2 , , , p p e e (p an odd prime) possess primitive roots [7] and admit the simple and regular multiplier structure shown in Figure 4 . It Multipliers for moduli other than these are implemented as crossbar switches.
The lack of transpositions enhances their speed but makes them more difficult to route. Their structure is identical to Figure 4 except for the lack of port transpositions and the substitution of a crossbar switch for the barrel shifter.
Modulus conversion of an operand from m i to m j can be performed simply and easily. If m i < m j the operation is trivial, consisting of "wire padding" with extra lines. Otherwise, a wire corresponding to a value α ≥ m j is applied to the gate of a pass transistor whose source is tied high, as shown for the zero inputs in Figure 4 . The drain is tied to the output line corresponding to the value α mod m j .
Scaling consists of a subtraction by a modulusconverted operand, followed by a constant postmultiplication (see Section II).
This can be implemented by a barrel shifter with modulus conversion on the subtrahend and a wire transposition on the output.
OHR-based Frequency Synthesizer
The OHR synthesizer is the HADS shown in Figure 2 A modulo m i adder in the PA is shown in Figure  6a , and consists of a single edge-triggered register with OHR adder feedback.
Each register element is implemented with two level-sensitive latches [8] , each consisting of a two-input inverting mux with an output inverter (see Figure 6b) .
The Scaler performs truncation using a memoryoriented approach as shown in Figure 7a .
It is implemented with one ROM per PA modulus and a binary tree of OHR adders, each r moduli wide. ROMi converts the output of the ith PA adder to its truncated value in rdigit OHR code. The adders accumulate these results to yield a phase value with reduced resolution which is input to the AI Units. The value of r is 2 in Figures 2 and 5 . This value is advantageous, as will be seen below in the Sample ROM discussion. ROMi and the adder outputs are pipelined with the register element shown in Figure 6b . Figure 7b shows the ROMi word architecture [8] . An AI Unit selectively computes the additive inverse based on the value of the next-msb (generated by the Encoder unit). It is implemented as shown in Figure 8 , using a 2-to-1 MUX and wire transposition. In the figure, m j is one of the r=2 Scaler output moduli.
The Sample ROM uses the Figure 7b word architecture in standard fashion, as shown in Figure 9 . The figure depicts a m1m2 X 1 bit plane. A number p of these share the word and bit addressing circuitry and are connected in parallel to form the m1m2 X p Sample ROM, where p is the DAC width. Moduli m1 and m2 comprise the word and bit select lines, respectively. Corresponding bit lines from each word are tied together and provide the data input for the Sense Amplifier/Output Buffers (SA/OBs). Bit selection is accomplished by using the bit select lines to control the output enables of the SA/OBs, whose outputs are tied to the output bus. The SA/OBs are high gain, single-ended inverters with transmission gate output control. 
IV. OHR Synthesizer Delay-power Estimate
This section contains a derivation of a delaypower estimate for both the OHR synthesizer and the HADS. Delay is estimated by the number of critical path transistors.
Power is estimated by the number of transistors needed for implementation of each subsystem, multiplied by an "activity" factor. This factor expresses the average fraction of transistors that switch per clock transition [9] . DAC delays and powers will not be estimated because of their difficulty and because they are the same for both designs.
HADS Delay Estimate
The critical path length of the HADS measured in number of transistors is given by the sum of the middle column of entries in Table 1 [4], [5] . We have used the fact that a two-input NOR has two transistors of delay [8] , and (as will be shown for the OHR synthesizer) the critical path length for the Scaler ROMs is 3 transistors.
HADS Power Estimate
The power can be estimated by adding the number of transistors in the PA, Scaler, AI Units and ROM, and scaling by the activity factor f H . These estimates are given in the top half of Table 2 . We have assumed that on average half of all transistors switch on any clock transition, so that f H =.5 . The XOR gate is negligible. We will assume that r=2, that the Scaler moduli are equal (with value m out ) and that one of these output moduli is a power of two. The number of pipeline registers will be estimated using a "pipeline intensity" factor d with units of stages/bit of ripple carry addition [5] .
We have assumed that the PA employs Shanbhag adders [10] . The Scaler consists of n ROMs of size m i X w, where w m out = 2 2 log and m out is the size of the two output moduli. The AI Units consist of constant-operand subtracters controllable by the next-msb of Scaler output. The Sample ROM is of size m out 2 X p, where p is the resolution of the DAC.
OHR Synthesizer Delay Estimate
The critical path delay D OHR of the OHR Synthesizer can be found by adding the delays of the PA, Scaler, Encoder, AI Units and Sample ROM. The results are presented in the last column of Table 1 . The PA delay consists of 1 transistor for the barrel shifter and 4 for the pipeline register element. The Scaler path is equal to 3 (two for the word line NOR gate and one for the bit pull down) transistors for the ROM, 4 for the register element at the ROM output (2 each for master and slave), and 5 for each adder in the tree depth (1 for the barrel shifter and 4 for the output register element).
The Encoder requires three m out 4 -input and two two-input NORs. We have used two-input NORs to implement the multi-input gates and a register element. The AI Units have one transistor of delay through the mux transmission gate and four through the pipeline register element (see Figure 8 ). The Sample ROM path equals 3 for the word architecture blocks (Figure 9 ), 3 for the SA/OB and 4 for the pipeline register element.
OHR Synthesizer Power Estimate
The power consumption of each subsystem is found in the same way as for the HADS, and the results are presented in the bottom half of Table 2 . As before, we will assume that r=2, one modulus is a power of two and they are approximately equal with value m out .
The PA is implemented with modulo m i adders and register elements (see Figure 6 ). Tables 1 and 2 compare the critical path delays Other parameters used in the figure are d=.5 and p=12, which correspond to 2 bits per pipeline stage and 12 bits of amplitude resolution on the output. It can be seen from the figure that the OHR synthesizer has a delay-power product which is reduced by at least 85% below that of the HADS. Furthermore, the reduction is inversely related to the size of m out . Other data (not shown) indicate that the percent reduction in delay is independent of modulus size, and furthermore, changes in d, p and n have very little effect on the pathpower product.
V. Conclusion
The One-Hot Residue (OHR) number system encodes the residue digits in one-hot form. It exhibits a significantly reduced delay-power product below that of fully-encoded residue systems. The arithmetic units for the number system are fast and simple and possess exceptional routing regularity. Use of the circuits is exemplified in the design of a direct digital frequency synthesizer for frequency-hopped spread spectrum communication systems. The delay-power product for this system is reduced by at least 85% below that of a recently proposed conventional residue-based design. 
